Design of FinFET Based Full Adder Cell Using Self Controllable Voltage Level (SCVL) in Logic Gates
Source: Journal of Computational and Theoretical Nanoscience - Category: Nanotechnology Authors: Duraivel, A. N. Paulchamy, B. Jaya, J. Priyadharsini, R. Tags: research-article Source Type: research
More News: Nanotechnology